Abstract-Single-phase universal-input ac-dc converters are needed in a wide range of applications. This paper presents a novel power factor correction (PFC) architecture that can achieve high power density and high efficiency as a new development of the Multitrack concept [1] . The proposed Multitrack PFC architecture reduces the internal device voltage stress of the power converter subsystems, allowing PFC circuits to maintain zero-voltage-switching (ZVS) at high frequencies (HF, 1-3 MHz) across universal input voltage range (85VAC-265VAC) and wide power range. The high performance of the power converter is enabled by delivering power in multiple stacked voltage domains and reconfiguring the power processing paths depending on the input voltage. This Multitrack concept is compatible with a wide range of existing design techniques for PFC systems. A prototype 150W, universal ac input, 12VDC output, isolated Multitrack PFC system with a power density of 50W/inch 3 and a peak end-toend efficiency of 92% has been built and tested to verify the effectiveness of the Multitrack PFC architecture.
I. INTRODUCTION
Single-phase universal input-voltage ac-dc converters are widely used in applications ranging from telecom servers to electric vehicle chargers [1] - [7] . Power electronics designs in these systems require high efficiency and high power density. Moreover, high power factor and wide-operation range is desirable to best extract power from the ac grid to dc loads. Increasing the switching frequency [6] - [11] (e.g., into the multi-MHz range) can reduce the size of the passive components and is an effective way of improving power density. Soft switching and reduced device stress can help preserve high efficiency [12] - [15] . This paper presents a Multitrack PFC architecture that enables high frequency ac-dc systems that operate efficiently across wide input voltage range, and can significantly reduce the passive component size to achieve high power density. The Multitrack architecture represents a new design method to improve the power density of singlephase grid interface systems which can be used in combination with many existing methods such as high frequency operation [6] - [10] , bridge-less PFC with ZVS extension techniques [11] , and active energy buffer technologies [16] - [18] . Figure 1 shows a typical 2-stage PFC system with a low voltage dc output. It comprises a ac-dc power factor correction (PFC) stage and a magnetic isolation stage. The PFC stage is usually implemented as a diode rectifier and a boost converter. The boost converter can be operated in continuous conduction mode (CCM), boundary conduction mode (BCM) or discontinuous conduction mode (DCM) [12] . The isolation stage is usually implemented as a series resonant converter, an LLC converter, or a dual-active-bridge (DAB) converter [19] - [21] . The isolation stage functioning as a dc transformer with relatively fixed voltage conversion ratio to improve the efficiency and power density of that stage. The twice-linefrequency energy buffer function is performed by a dc-link capacitor connected between the two stages.
There are multiple ways of improving the performance of this PFC architecture. To reduce the component count, singlestage PFC architectures have been explored [4] . To reduce the diode forward-voltage drop loss, bridge-less architectures such as totem-pole PFCs are widely adopted [5] , [22] . With DCM operation and valley voltage detection, zero-voltage-switching of the boost switch can be achieved at high frequency, enabling smaller inductor size and low switching loss [23] . Alternative topologies can achieve high-frequency ZVS operation over much wider ranges [9] . The dc-link capacitor can be replaced by an active energy buffer to achieve high power density [16] - [18] . By operating at high frequency, using planar magnetics, and applying dual-active-bridge techniques, the efficiency and power density of the isolation stage can be greatly improved [1] , [7] , [13] . In this paper, we present a new approach to enhancing the performance and reducing the size of gridinterface PFC. This approach can be used together with many other existing methods to achieve optimal performance. Fig. 2 shows the block diagram of a previously explored Multitrack dc-dc architecture [1] , [24] , which is a key building block of the proposed Multitrack PFC architecture. The Multitrack dc-dc architecture comprises a switched-inductor circuit, a switched-capacitor circuit, and a magnetic isolation circuit, with their functions partially merged. The switched-inductor circuit regulates the voltage, the magnetic isolation circuit offers isolation and voltage scaling, and the switched-capacitor circuit creates multiple intermediate bus voltages (V 1 , V 2 , V 3 , etc) that bridge the two previous sub-circuits. These subcircuits are not independent: the switched-inductor circuit couples into the multiple levels of the switched-capacitor circuit as the regulation stage; likewise, the switched-capacitor circuit is merged with the magnetic isolation circuit by reusing the switches of the switched-capacitor circuits to drive the shared transformer. Voltage regulation is principally performed by the switched-inductor circuit. The effectiveness of the Multitrack dc-dc architecture was previously demonstrated in a dc-dc telecom brick converter with extremely wide input voltage (>4:1) range and high power density (>450W/in 3 ).
The Multitrack PFC architecture as shown in Fig. 3 is an acdc extension of the Multitrack dc-dc concept. The Multitrack PFC architecture inherits the Multitrack dc-dc architecture's capability of efficiently handling an extremely wide input voltage range with low component stresses. Compared to the previous dc-dc implementation [1] , the Multitrack PFC architecture interfaces with the ac grid, has additional voltage and current control loops to modulate the input current and regulate the output voltage, and has an energy buffer that functions as a part of the switched-capacitor circuit. The Multitrack PFC architecture leverages the advantages of the Multitrack dc-dc architecture, and address the unique challenges in achieving soft-switching at high frequencies across universal ac line voltage while performing PFC and voltage regulation.
The remainder of this paper is organized as follows: Section II presents the key principles of the Multitrack PFC architecture, including steady-state operation and mode-switching actions of the PFC stage. The details of the system control, voltage regulation, and zero-voltage-switching are presented in Section III. Section IV presents the key principles of the switched capacitor circuit and isolation stage. Section V discusses the grid interface and startup strategy. Section VI summarizes the key advantages of the Multitrack PFC architecture. Details about the prototype design and experimental results are provided in Section VII. Section VIII discusses a few ways to further improve the performance of the Multitrack PFC architecture. Finally, Section IX concludes this paper. Fig. 4 shows the topology of an example 2-Track Multitrack PFC converter. The key operation principles are:
II. MULTITRACK PFC PRINCIPLES
1) The circuits between C B and C OU T including the transformer function as a dc-transformer with fixed voltage conversion ratio (from 420V to 12V). During normal operation, the voltage on energy buffer capacitor C B is maintain at an approximately fixed bus voltage (e.g., 420V). The 2:1 switched capacitor stage (comprising
formulate two half-bridge pairs that drive the two primary windings in a synchronized fashion. With a nearly fixed voltage conversion ratio, this dc-transformer can be optimized to achieve high efficiency and high power density across a wide power range, as demonstrated in [13] . Of course, the second stage can be modulated to compensate the ripple in the energy buffer capacitor voltage.
2) The circuit elements from C IN to C B form a PFC mechanism which can deliver current (and power) into either or both of the two stacked voltage domains (V C1 and V C2 ). As a result of switched capacitor energy transfer, the voltage of C B is twice that of C 2 . In other words, if the voltage of C B is maintained at 420V, the voltage of C 2 is naturally maintained at 210V. Selecting appropriate levels to switch v X among reduces the voltage drop across the boost inductor L R , reduces the dv/dt at the switching nodes, and enables zero-voltageswitching (ZVS) of S A and S B across wide input voltage range. These features are not achievable in a conventional boost PFC configuration.
The Multitrack PFC architecture is well suited for universal input ac-dc applications (85V AC -265V AC ). Grid-interface PFC specifications such as EN61000-3-2 have a threshold input voltage below which the converter is turned off. We denote this threshold voltage as V T H . The steady state voltage of C B , V BU S , is selected as 420V. Across the line cycle, the Multitrack PFC architecture has five operation modes:
are kept off and the converter is off. V T H should be optimally adjusted depending on the input voltage and power level to achieve highest efficiency while meeting the grid interface requirements. CDA+CSB +CDB . With sufficient energy storage in the inductor, v Y can drop to 1/2V BU S and will be clamped at 1/2V BU S by the body diode of S B . v X drops until i LR changes direction.
• Mode 5: When v IN > 3/4V BU S , S A is kept off, and S B actively switches. In this mode S B cannot achieve ZVS, but can achieve reduced voltage turn-on (switch when the drain voltage reaches the minimum). Fig. 7 illustrates the mode-selection actions of the PFC converter for three different line voltages. With 85V AC input, the converter operates in Modes 1-3 in a quarter line cycle. With 110V AC input, the converter operates in Modes 1-4 in a quarter line cycle. With 265V AC ac input, the converter operates in all five modes in a quarter line cycle.
III. SYSTEM CONTROL AND ZERO-VOLTAGE-SWITCHING
The implemented Multitrack PFC system has four control loops -two high frequency ZVS loops to control ZVS timing of S A and S B , respectively; one feedback loop which regulates the bus voltage C B ; and one feedback loop that modulates the input current to follow a sinusoidal pattern. Fig. 8 shows the overall control circuitry of the Multitrack PFC system. Each of the two ZVS control loops comprises two comparators with programmable thresholds and a few logic gates. One comparator senses the voltage of the switch node and sets the turn-on timing to achieve ZVS, while the other comparator is used to realize switch on-time based control to approximately implement inductor current control and sets the turnoff timing. [6] , [9] shows other examples of this general ontime-based current control strategy. These comparator-based controls operate at multiple MHz and maintain ZVS of the two switches. The inductor current control loop and the bus voltage regulation loop are implemented in a micro-controller. Similar to the voltage loop and current loop in a conventional boost PFC, these two loops synchronize the PFC to the ac grid. Digital hysteresis margins are needed when implementing the mode-selection actions.
One key advantage of the proposed Multitrack PFC architecture is that it significantly extends the ZVS range of universal-input single-phase PFC converters. In a conventional boost PFC system with valley switching, the maxiumum input voltage for the boost switch to achieve ZVS is 1/2V BU S , i.e., the input voltage has to be lower than one half of the dc bus voltage to realize ZVS. In a 2-Track Multitrack PFC, the maximum input voltage for ZVS is extended to parallel, then connected in series with C DA , and connected in parallel with C SA and resonant with L R . The ZVS transition resonant angular frequency is
and L R is only connected in parallel with C DA and C SA . The ZVS transition resonant angular frequency becomes Fig. 9C • State F: When the input current is very low, the inductor current i LR may not be high enough to charge up v X and v Y and force the diode on. The system is trapped in a resonant mode without transferring energy between the input and the output. In the prototype system, an internal control loop detects this condition and stops this operation. The action of the circuit will restart when the input voltage reaches a higher level in a line cycle.
IV. SWITCHED CAPACITOR AND ISOLATION STAGE
In the merged isolation stage, the combination of the switched capacitor circuits and the MISO transformer (the hybrid switched-capacitor/magnetics circuit structure [1] ) creates both soft-switching and soft-charging opportunities [25] - [28] for the switched-capacitor switches . As shown in Fig. 4 , the operation of S 1 -S 4 can be interpreted as the superposition of a switched-capacitor circuit and two series-resonant circuits. The switched-capacitor circuit comprises S 1 -S 4 , and C 1 -C 3 . S 1 and S 2 are one pair of half bridge switches. S 3 and S 4 are another pair of half bridge switches. S 1 and S 3 are synchronously switched as one phase, and S 2 and S 4 are synchronously switched as the other phase. Energy is transferred by C 3 across the two voltage domains. The utilization of switched-capacitor energy transfer enables high efficiency and high power density.
At the same time, S 1 , S 2 , C res1 , L res1 formulate one LLC circuit, and S 3 , S 4 , C res2 , L res2 formulate the other LLC circuit. The two LLC circuit are coupled by the magnetizing inductance L M of the transformer, adding one additional path for energy transfer between the two voltage domains. We utlize a series-resonant isolation stage here, but it will be recognized that other isolation stage designs could likewise be used. This transformer in the prototype system is efficiently implemented as a printed-circuit-board (PCB) embedded transformer with well controlled parameters [13] . The switched capacitor energy transfer and the resonant energy transfer function together. When the input voltage is low, significant power is processed by the switched-capacitor mechanism -the switches consequently see a net capacitive load and are hard-switched; when the input voltage is high, the power is processed by the seriesresonant mechanism (and delivered to the output) is sufficient to offset the capacitive energy transfer such that the switches have a net inductive load, enabling ZVS, which is beneficial for high frequency designs.
The two half-bridge resonant converters stacked in the two voltage domains are designed to form an LLC converter with a resonant tank with low quality factor -Q. A low Q tank can tolerate the small mismatch between the two leakage inductances of the transformer primary windings, allowing balanced current sharing between the two half-bridge resonant converters. A high Q tank can provide voltage regulation capability on the isolation stage to compensate for the voltage ripple on the buffer capacitor, or provide longer hold-up time. Similar to a LLC design, one can make trade-offs among the switching loss, conduction loss and magnetics loss by sizing the magnetizing inductance of the transformer.
V. GRID INTERFACE AND STARTUP STRATEGY
The Multitrack PFC interfaces with the ac grid through boundary-conduction-mode (BCM) operation. When the line voltage is very low (near zero-crossing), with high power factor grid-interface, the peak inductor current may not be high enough to fully charge/discharge the parasitic capacitance and enable ZVS. As a result, it is preferable to implement a cut-off angle near the zero-crossing of the line voltage. During this cutoff period, the PFC is kept off. Fig. 10 shows a sinusoidal waveform with a cutoff angle of 10 o near the zero-crossing. Fig. 11 shows the power factor and the totalharmonic-distortion (THD) for a sinusoidal waveform with a cutoff angle between 0 degree and 45 degree. A cutoff angle of 10 o leads to a power factor of 99.9% and a THD of 4.3%. The switched capacitor circuit needs to be be precharged to enable steady state operation of the ZVS detection circuit. To charge the bus voltage smoothly to the pre-determined V BU S , a four-step startup strategy has been developed.
• Step 1: High-side Switch PWM Mode. Switch S B is operated with a fixed duty ratio and S A is kept off until 
VI. ADVANTAGES OF THE MULTITRACK PFC
In summary, the proposed Multitrack PFC architecture has the following advantages:
• Extended ZVS range: In a conventional boost PFC architecture, the boost converter cannot achieve ZVS when the input voltage is larger than one half of the bus voltage. The Multitrack architecture enables wider ZVS range.
• Smaller boost inductor size: The Multitrack architecture can significantly reduce the voltage drop across the boost inductor and reduce the required inductor size. Cross-section view of the PCB embedded transformer and the prototype Multitrack PFC converter. Fig. 15 . Lumped circuit model of the PCB embedded planar transformer with two primary windings and one secondary winding. Parameters of the transformer can be extracted using the method presented in [13] .
• Reduced dv/dt on switches: Benefiting from the multiple stacked voltage domains, the dv/dt at the many switch nodes are lower than the dv/dt at the switch nodes of conventional PFC architectures.
• Reduced voltage rating: Similar to the Multitrack dc-dc converter, the voltage rating of the switches in a Multitrack PFC are also reduced, leading to lower conduction losses and smaller parasitics, and further facilitating highfrequency operation.
• Better heat distribution: The Multitrack power conversion architecture naturally distributes heat on the printed circuit board, pushing the fundamental efficiency/powerdensity tradeoff boundaries.
VII. PROTOTYPE AND EXPERIMENTAL RESULTS
A prototype Multitrack PFC converter has been built and tested. The key specifications of the prototype are listed in Table I . The power stage of the converter is built following the schematic of Fig. 4 , with GaN switches (GaN Systems and EPC), gate drives, analog control logic and other auxiliary circuits. A TI Piccolo F28069 microcontroller was utilized for voltage regulation, grid synchronization, startup control, and mode switching. Fig. 12 shows a picture of the prototype. The prototype achieves a power density of 50W/inch 3 with universal ac input voltage and isolated 12V DC output voltage. Fig. 13 shows the general component layout of the printedcircuit-board. The area occupied by the high frequency ZVS control circuitry can be integrated and further miniaturized to increase the power density of this system. The printedcircuit-board (PCB) transformer is implemented with a ELP30 core with 3F45 material from Ferroxcube. The electrolytic capacitors are mounted through a hole on the PCB board to minimize the overall system height (1cm as set by the electrolytic capacitor). Figs. 14-15 show the cross-section of the prototype and lumped circuit model of the PCB embedded transformer. Two 11µH inductors are connected in series with the two primary windings of the transformer to assist in ZVS.
Figs. 16-18 shows the measured waveforms of the Multitrack PFC system with ZVS operation. With different input voltages, the system operates in different modes with different ZVS transients as described in Section III. The ZVS range is greatly extended as expected. Fig. 19-21 shows the line voltage and line current of the prototype in three different operation modes. The implemented system does not have a current sensor. A state-machine with pre-calibrated multiplier indices act as a look-up table is implemented in the microcontroller to modulate the sinusoidal input current as a part of the voltage regulation loop. Figs. 22-23 shows the ZVS operation of the merged switched capacitor circuit and the isolationstage inverters. The PFC stage and the isolation stage operate at different frequencies. The dynamics of the PFC stage and isolation stage are decoupled by the energy buffer capacitor. Fig. 24 shows the startup waveforms of the prototype. The start-up of the system is realized following the 4-step method described in Section V. As demonstrated, this startup sequence can smoothly charge the energy buffer capacitor and ensure the system enters steady state operation with low inrush current. A look-up table was implemented in the microcontroller to set appropriate current modulation index and voltage thresholds during the startup process. During the startup, an auxiliary ac-dc power converter with low power rating and small size supports the operation of the control and driver circuits. After the system enters steady state operation, the control and driver circuitry are powered by an auxiliary winding on the isolation transformer. The half-bridges in the Multitrack architecture naturally refers to a few dc voltage levels. The drivers and control circuitry in each of the voltage domain can receive power from the buffer capacitor that holds the voltage for this domain without other auxiliary circuits. In the prototype design, auxiliary power for the two stacked domains are taken from C 1 and C 2 , respectively. 25 shows the measured efficiency of the full PFC system from universal ac input voltage to isolated 12V DC output voltage. The full PFC reaches a peak efficiency of 92% at around 120W with 220V AC input voltage. The peak efficiency with 110V AC input voltage is 90.5%. The isolation stage reaches a peak efficiency of 97% at around 150W. Fig. 26 shows the modeled loss breakdown of the Multitrack PFC as a function of the output power. When the output power is low (smaller than 50W), there is not enough current to enable the soft-switching of the switched-capacitor circuit. Thus the hard-switching loss of the hybrid switched capacitor and inverter circuit dominates the loss (over 70%). The core loss is also a major loss contributor in this regime, as expected. The difference between the modeled efficiency and the measured efficiency can be at least partially explained by the un-modeled charge-transfer loss of the switched capacitor circuit. In the medium-high power range (higher than 50W), the switchedcapacitor circuit is soft-switching and the switching loss is rapidly reduced. The loss on the PFC stage becomes the major loss in the medium power range (between 50W and 100W). This is due to the diode forward voltage drop loss of the boost diode and the conduction loss of the boost inductor. When the output power is high (higher than 100W), the conduction loss of the output rectifier starts dominating (due to the high output current). The transformer contributes about 20%-30% of the overall loss across the full power range.
VIII. FUTURE DEVELOPMENTS
The Multitrack PFC concept can be merged together with many other existing approaches to further improve the performance of single-phase grid-interface systems. For example, replacing the boost diode with synchronous switches can eliminate the diode forward voltage loss (which is a main loss contributor as modeled in Fig. 26) , as can the use of a bridgeless front-end structure to eliminate line-frequency rectification loss. The single energy buffer capacitor, C BU F , can be replaced with an active energy buffer to further reduce the system size. The height of the electrolytic capacitor is the limitation of reducing the system height. Novel active energy buffer architectures can be developed to leverage the MultiTrack concept [29] . Design techniques to reduce the loss or expand the operation range of the isolation stage, such as the variable frequency multiplier (VFX) technology described in [30] , can be used together with the Multitrack architecture.
IX. CONCLUSIONS
This paper presents a Multitrack PFC architecture which has many benefits compared to conventional PFC architectures. The Multitrack architecture leverages the complementary advantages of switched-inductor, switched-capacitor, and magnetic isolation circuits, and gains mutual benefits from the way they are merged together by processing power in multiple voltage domains and current channels. Advanced control methodologies for maintaining ZVS across wide operation range is presented. A prototype universal ac input, 12V DC output, 150W, 50W/inch 3 PFC system was designed and tested. The effectiveness of the Multitrack PFC architecture has been experimentally validated.
